

Boolean Addition

In Boolean algebra, a **variable** is a symbol used to represent an action, a condition, or data. A single variable can only have a value of 1 or 0.

The **complement** represents the inverse of a variable and is indicated with an overbar. Thus, the complement of A is \overline{A} .

A literal is a variable or its complement.

Addition is equivalent to the OR operation. The sum term is 1 if one or more if the literals are 1. The sum term is zero only if each literal is 0.



Determine the values of A, B, and C that make the sum term of the expression $\overline{A} + B + \overline{C} = 0$?

Each literal must = 0; therefore A = 1, B = 0 and C = 1.

Floyd, Digital Fundamentals, 10th ed



Boolean Multiplication

In Boolean algebra, multiplication is equivalent to the AND operation. The product of literals forms a product term. The product term will be 1 only if all of the literals are 1.

What are the values of the *A*, *B* and *C* if the product term of $\overline{A \cdot B \cdot C} = 1$?

Each literal must = 1; therefore A = 1, B = 0 and C = 0.

Floyd, Digital Fundamentals, 10th ed



Commutative Laws

The **commutative laws** are applied to addition and multiplication. For addition, the commutative law states **In terms of the result, the order in which variables are ORed makes no difference.**

A + B = B + A

For multiplication, the commutative law states In terms of the result, the order in which variables are ANDed makes no difference.

AB = BA



Associative Laws

The **associative laws** are also applied to addition and multiplication. For addition, the associative law states **When ORing more than two variables, the result is the same regardless of the grouping of the variables.**

A + (B + C) = (A + B) + C

For multiplication, the associative law states When ANDing more than two variables, the result is the same regardless of the grouping of the variables.

A(BC) = (AB)C



Distributive Law

The **distributive law** is the factoring law. A common variable can be factored from an expression just as in ordinary algebra. That is

AB + AC = A(B + C)

The distributive law can be illustrated with equivalent circuits:



Floyd, Digital Fundamentals, 10th ed

1. $A + 0 = A$	7. $A \cdot A = A$
2. $A + 1 = 1$	8. $A \cdot \overline{A} = 0$
3. $A \cdot 0 = 0$	9. $\overline{\overline{A}} = A$
4. $A \cdot 1 = 1$	10. $A + AB = A$
5. A + A = A	11. $A + \overline{AB} = A + B$
$6. A + \overline{A} = 1$	12. $(A + B)(A + C) = A + BC$

Summary

Floyd, Digital Fundamentals, 10th ed

00



Rules of Boolean algebra can be illustrated with *Venn* diagrams. The variable A is shown as an area. The rule A + AB = A can be illustrated easily with a diagram. Add an overlapping area to represent the variable *B*.

The overlap region between A and B represents AB.





The diagram visually shows that A + AB = A. Other rules can be illustrated with the diagrams as well.



Illustrate the rule $A + \overline{AB} = A + \overline{B}$ with a Venn diagram.

This time, A is represented by the blue area and B again by the red circle. The intersection represents \overline{AB} . Notice that $A + \overline{AB} = A + B$



Floyd, Digital Fundamentals, 10th ed

Rule 12, which states that (A + B)(A + C) = A + BC, can be proven by applying earlier rules as follows:

(A + B)(A + C) = AA + AC + AB + BC= A + AC + AB + BC= A(1 + C + B) + BC $= A \cdot 1 + BC$ = A + BC

This rule is a little more complicated, but it can also be shown with a Venn diagram, as given on the following slide...

Floyd, Digital Fundamentals, 10th ed



Three areas represent the variables A, B, and C. The area representing A + B is shown in yellow. The area representing A + C is shown in red. The overlap of red and yellow is shown in orange.

The overlapping area between B and C represents BC. ORing with A gives the same area as before.



Floyd, Digital Fundamentals, 10th ed



DeMorgan's Theorem

DeMorgan's 1st Theorem

The complement of a product of variables is equal to the sum of the complemented variables.

 $\overline{AB} = \overline{A} + \overline{B}$

Applying DeMorgan's first theorem to gates:



Floyd, Digital Fundamentals, 10th ed



DeMorgan's Theorem

DeMorgan's 2nd Theorem

The complement of a sum of variables is equal to the product of the complemented variables.

 $\overline{A+B} = \overline{A} \cdot \overline{B}$

Applying DeMorgan's second theorem to gates:



Floyd, Digital Fundamentals, 10th ed



DeMorgan's Theorem

Apply DeMorgan's theorem to remove the overbar covering both terms from the expression $X = \overline{C} + D$.

To apply DeMorgan's theorem to the expression, you can break the overbar covering both terms and change the sign between the terms. This results in $X = \overline{\overline{C}} \cdot \overline{D}$. Deleting the double bar gives $X = C \cdot \overline{D}$.



Boolean Analysis of Logic Circuits

Combinational logic circuits can be analyzed by writing the expression for each gate and combining the expressions according to the rules for Boolean algebra.

Example Solution

Apply Boolean algebra to derive the expression for *X*. Write the expression for each gate:



Applying DeMorgan's theorem and the distribution law:

 $X = C (\overline{A} \ \overline{B}) + D = \overline{A} \overline{B} C + D$

Floyd, Digital Fundamentals, 10th ed



Boolean Analysis of Logic Circuits

Use Multisim to generate the truth table for the circuit in the previous example.

Set up the circuit using the Logic Converter as shown. (Note that the logic converter has no "real-world" counterpart.)





Boolean Analysis of Logic Circuits

The simplified logic expression can be viewed by clicking



Floyd, Digital Fundamentals, 10th ed

00

AB



SOP and POS forms

Boolean expressions can be written in the **sum-of-products** form (**SOP**) or in the **product-of-sums** form (**POS**). These forms can simplify the implementation of combinational logic, particularly with PLDs. In both forms, an overbar cannot extend over more than one variable.

An expression is in SOP form when two or more product terms are summed as in the following examples:

 $\overline{A}\overline{B}\overline{C} + AB$ $AB\overline{C} + \overline{C}\overline{D}$ $CD + \overline{E}$

An expression is in POS form when two or more sum terms are multiplied as in the following examples:

 $(A+B)(\overline{A}+C)$ $(A+B+\overline{C})(B+D)$ $(\overline{A}+B)C$



SOP Standard form

In **SOP standard form**, every variable in the domain must appear in each term. This form is useful for constructing truth tables or for implementing logic in PLDs.

You can expand a nonstandard term to standard form by multiplying the term by a term consisting of the sum of the missing variable and its complement.



The first term does not include the variable *C*. Therefore, multiply it by the $(C + \overline{C})$, which = 1:

 $X = \overline{A} \overline{B} (C + \overline{C}) + A B C$ $= \overline{A} \overline{B} C + \overline{A} \overline{B} \overline{C} + A B C$



SOP Standard form

The Logic Converter in Multisim can convert a circuit into standard SOP form.

Use Multisim to view the logic for the circuit in standard SOP form.





SOP Standard form

100



Floyd, Digital Fundamentals, 10th ed



POS Standard form

In **POS standard form**, every variable in the domain must appear in each sum term of the expression.

You can expand a nonstandard POS expression to standard form by adding the product of the missing variable and its complement and applying rule 12, which states that (A + B)(A + C) = A + BC.

Convert $X = (\overline{A} + \overline{B})(A + B + C)$ to standard form.

The first sum term does not include the variable *C*. Therefore, add $C \overline{C}$ and expand the result by rule 12. $X = (\overline{A} + \overline{B} + C \overline{C})(A + B + C)$ $= (\overline{A} + \overline{B} + C)(\overline{A} + \overline{B} + \overline{C})(A + B + C)$

Summary

Karnaugh maps

The Karnaugh map (K-map) is a tool for simplifying combinational logic with 3 or 4 variables. For 3 variables, 8 cells are required (2^3) .

The map shown is for three variables labeled *A*, *B*, and *C*. Each cell represents one possible product term.

Each cell differs from an adjacent cell by only one variable.





Cells are usually labeled using 0's and 1's to represent the variable and its complement.



The numbers are entered in gray code, to force adjacent cells to be different by only one variable.

Ones are read as the true variable and zeros are read as the complemented variable.



Alternatively, cells can be labeled with the variable letters. This makes it simple to read, but it takes more time preparing the map.

Example Colution

Read the terms for the yellow cells.

The cells are \overline{ABC} and ABC.





K-maps can simplify combinational logic by grouping cells and eliminating variables that change.

Group the 1's on the map and read the minimum logic.



1. Group the 1's into two overlapping groups as indicated.

- 2. Read each group by eliminating any variable that changes across a boundary.
- 3. The vertical group is read AC.
- 4. The horizontal group is read *AB*.

 $X = \overline{A}\overline{C} + \overline{A}B$



A 4-variable map has an adjacent cell on each of its four boundaries as shown.



Each cell is different only by one variable from an adjacent cell.

Grouping follows the rules given in the text.

The following slide shows an example of reading a four variable map using binary numbers for the variables...



Group the 1's on the map and read the minimum logic. C changes across outer boundary (0)1(1)(10)AB (0)*B* changes 01 1/1 *B* changes 10 C changes X

Karnaugh maps

- 1. Group the 1's into two separate groups as indicated.
- 2. Read each group by eliminating any variable that changes across a boundary.
- 3. The upper (yellow) group is read as AD.
- The lower (green) group is read as 4. AD.

 $X = \overline{A}\overline{D} + AD$

Summary

Hardware Description Languages (HDLs)

A Hardware Description Language (HDL) is a tool for implementing a logic design in a PLD. One important language is called VHDL. In VHDL, there are three approaches to describing logic:

1. Structural	Description is like a schematic (components and block diagrams).	
2. Dataflow	Description is equations, such as Boolean operations, and registers.	
3. Behavioral	Description is specifications over time (state machines, etc.).	

Floyd, Digital Fundamentals, 10th ed



Hardware Description Languages (HDLs)

The *data flow* method for VHDL uses Boolean-type statements. There are two-parts to a basic data flow program: the *entity* and the *architecture*. The entity portion describes the I/O. The architecture portion describes the logic. The following example is a VHDL program showing the two parts. The program is used to detect an invalid BCD code.

entity BCDInv is

```
port (B,C,D: in bit; X: out bit);
```

end entity BCDInv

```
architecture Invalid of BCDInv
begin
X <= (B or C) and D;
ord probitecture Invalid:
```

end architecture Invalid;

Floyd, Digital Fundamentals, 10th ed



Hardware Description Languages (HDLs)

Another standard HDL is Verilog. In Verilog, the I/O and the logic is described in one unit called a *module*. Verilog uses specific symbols to stand for the Boolean logical operators.

The following is the same program as in the previous slide, written for Verilog:

```
module BCDInv (X, B, C, D);
input B, C, D;
output X;
assign X = (B | C)&D;
endmodule
```



Variable A symbol used to represent a logical quantity that can have a value of 1 or 0, usually designated by an italic letter.

- *Complement* The inverse or opposite of a number. In Boolean algebra, the inverse function, expressed with a bar over the variable.
 - *Sum term* The Boolean sum of two or more literals equivalent to an OR operation.
- **Product term** The Boolean product of two or more literals equivalent to an AND operation.



Sum-of- A form of Boolean expression that is basically the *products (SOP)* ORing of ANDed terms.

Product of A form of Boolean expression that is basically the*sums (POS)* ANDing of ORed terms.

Karnaugh map An arrangement of cells representing combinations of literals in a Boolean expression and used for systematic simplification of the expression.

VHDL A standard hardware description language. IEEE Std. 1076-1993.

Floyd, Digital Fundamentals, 10th ed

)uiz

1. The associative law for addition is normally written as

a. A + B = B + Ab. (A + B) + C = A + (B + C)c. AB = BAd. A + AB = A

uiz

- 2. The Boolean equation AB + AC = A(B + C) illustrates
 - a. the distribution law
 - b. the commutative law
 - c. the associative law
 - d. DeMorgan's theorem

Quiz

3. The Boolean expression $A \cdot 1$ is equal to

a. A
b. B
c. 0
d. 1

Quiz

4. The Boolean expression A + 1 is equal to

a. A
b. B
c. 0
d. 1

uiz

- 5. The Boolean equation AB + AC = A(B + C) illustrates
 - a. the distribution law
 - b. the commutative law
 - c. the associative law
 - d. DeMorgan's theorem

11Z

6. A Boolean expression that is in standard SOP form is

a. the minimum logic expression
b. contains only one product term
c. has every variable in the domain in every term
d. none of the above

uiz

- 7. Adjacent cells on a Karnaugh map differ from each other by
 - a. one variable
 - b. two variables
 - c. three variables
 - d. answer depends on the size of the map

uiz

- 8. The minimum expression that can be read from the Karnaugh map shown is
 - a. X = Ab. $X = \overline{A}$ c. X = Bd. $X = \overline{B}$

	\overline{C}	С	
ĀB			
ĀB			
AB	1	1	
AB	1	1	

uiz

- 9. The minimum expression that can be read from the Karnaugh map shown is
 - a. X = Ab. $X = \overline{A}$ c. X = Bd. $X = \overline{B}$

	\overline{C}	С	
ĀB	1	1	
ĀB			
AB			
AB	1	1	

uiz

10. In VHDL code, the two main parts are called the

- a. I/O and the module
- b. entity and the architecture
- c. port and the module
- d. port and the architecture